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AN-8027 
FAN480X PFC+PWM Combination Controller Application 
FAN4800AU / FAN4800AS / FAN4800C / FAN4800CS / FAN4801S / FAN4802S 
 
Introduction 
This  application  note  describes  step-by-step  design 
considerations  for  a  power  supply  using  the  FAN480X 
controller. The FAN480X combines a PFC controller and 
a PWM controller. The PFC controller employs average 
current  mode  control  for  Continuous  Conduction  Mode 
(CCM)  boost  converter  in  the  front  end.  The  PWM 
controller can be used in either current mode or voltage 
mode  for  the  downstream  converter.  In  voltage  mode, 
feed-forward  from  the  PFC  output  bus  can  be  used  to 
improve  the  line  transient  response  of  PWM  stage.  In 
either mode, the PWM stage uses conventional trailing-
edge duty cycle modulation, while the PFC uses leading-
edge  modulation.  This  proprietary  leading/trailing-edge 
modulation technique can significantly reduce the ripple 
current of the PFC output capacitor.  
The synchronization of the PWM with the PFC simplifies 
the PWM compensation due to the controlled ripple on the 
PFC  output  capacitor  (the  PWM  input  capacitor).  In 
addition to power factor correction, a number of protection 
features  have  been  built  in  to  the  FAN480X.  These 
include  programmable  soft-start,  PFC  over-voltage 
protection,  pulse-by-pulse  current  limiting,  brownout 
protection, and under-voltage lockout. 
FAN480X feature programmable two-level PFC output to 
improve efficiency at light-load and low-line conditions.  
FAN480X  is  pin-to-pin  compatible  with  FAN4800  and 
ML4800,  only  requiring  adjustment  of  some  peripheral 
components.  The  FAN480X  series  comparison  is 
summarized in the Appendix A. 
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Figure 1.  Typical Application Circuit of FAN480X AN-8027 
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Functional Description 
Gain Modulator 
The gain modulator is the key block for PFC stage because 
it  provides  the  reference  to  the  current  control  error 
amplifier for the input current shaping, as shown in Figure 
2. The output current of gain modulator is a function of 
VEA,  IAC,  and  VRMS.  The  gain  of  the  gain  modulator  is 
given in the datasheet as a ratio between IMO and IAC with a 
given VRMS when VEA is saturated to HIGH. The gain is 
inversely proportional to VRMS
2, as shown in Figure 3, to 
implement  line  feed-forward.  This  automatically  adjusts 
the reference of current control error amplifier according 
to  the  line  voltage  such  that  the  input  power  of  PFC 
converter is not changed with line voltage. 
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Figure 2.  Gain Modulator Block  
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Figure 3.  Modulation Gain Characteristics 
To sense the RMS value of the line voltage, an averaging 
circuit with two poles is typically employed, as shown in 
Figure  2.  The  voltage  of  VRMS  pin  in  normal  PFC 
operation is given as: 
3
1 2 3
2 2



RMS
RMS LINE
RMS RMS RMS
R
VV
R R R
  (1) 
where VLINE is RMS value of line voltage.  
However,  once  PFC  stops  switching  operation,  the 
junction capacitance of bridge diode is not discharged and 
VIN of Figure 2 is clamped at the peak of the line voltage. 
Then, the voltage of VRMS pin is given by: 
3
1 2 3
2 NS RMS
RMS LINE
RMS RMS RMS
R
VV
R R R


  (2) 
 
Therefore,  the  voltage  divider  for  VRMS  should  be 
designed  considering  the  brownout  protection  trip  point 
and minimum operation line voltage. 
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Figure 4.  VRMS According to the PFC Operation 
The rectified sinusoidal signal is obtained by the current 
flowing into the IAC pin. The resistor RIAC should be large 
enough to prevent saturation of the gain modulator as: 
. 2
159
MAX LINE BO
IAC
V
GA
R
    (3) 
where  VLINE.BO  is  the  line  voltage  that  trips  brownout 
protection,  G
MAX  is  the  maximum  modulator  gain  when 
VRMS is 1.08 V (which can be found in the datasheet), and 
159 µA  is  the  maximum  output  current  of  the  gain 
modulator. 
Current and Voltage Control of Boost Stage 
As shown in Figure 5, the FAN480X employs two control 
loops for power factor correction: a current control loop 
and a voltage control loop. The current control loop shapes 
inductor  current,  as  shown  in  Figure  6,  based  on  the 
reference signal obtained at the IAC pin as: 
1 L CS MO M AC M I R I R I G R         (4) 
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Figure 5.  Gain Modulation Block 
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Figure 6.  Inductor Current Shaping 
The  voltage  control  loop  regulates  PFC  output  voltage 
using internal error amplifier such that the FBPFC voltage 
is same as internal reference of 2.5 V.  
Brownout Protection 
FAN480X  has  a  built-in  internal  brownout  protection 
comparator monitoring the voltage of the VRMS pin. Once 
the  VRMS  pin  voltage  is  lower  than  1.05 V  (0.9 V  for 
FAN4802S),  the  PFC  stage  is  shutdown  to  protect  the 
system  from  over  current.  The  FAN480X  starts  up  the 
boost stage once the VRMS voltage increases above 1.9 V 
(1.65 V for FAN4802S). 
Two-Level PFC Output 
To improve system efficiency at low AC line voltage and 
light  load  condition,  FAN480X  provides  two-level  PFC 
output voltage. As shown in Figure 7, FAN480X monitors 
VEA and VRMS voltages to adjust the PFC output voltage. 
When  VEA  and  VRMS  are  lower  than  the  thresholds,  an 
internal  current  source  of  20 µA  is  enabled  that  flows 
through  RFB2,  increasing  the  voltage  of  the  FBPFC  pin. 
This causes the PFC output voltage to reduce when 20 µA 
is enabled, calculated as: 
12
22
2
(2 5 20 )

  
FB FB
OPFC FB
FB
RR
V . - μAR
R
  (5) 
It  is  typical  to  set  the  second  boost  output  voltage  as 
340 V~300 V. 
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Figure 7.  Block of Two-Level PFC Output 
Oscillator 
The  internal  oscillator  frequency  of  FAN480X  is 
determined  by  the  timing  resistor  and  capacitor  on  the 
RT/CT  pin.  The  frequency  of  the  internal  oscillator  is 
given by: 
1
0.56 360
OSC
T T T
f
R C C

  
  (6) 
 
Because  the  PWM  stage  of  FAN480X  generally  uses  a 
forward converter, it is required to limit the maximum duty 
cycle at 50%. To have a small tolerance of the maximum 
duty  cycle,  a  frequency  divider  with  toggle  flip-flops  is 
used, as illustrated in Figure 8. The operation frequency of 
PFC and PWM stage is one quarter (1/4) of the oscillator 
frequency.  (For  FAN4800CU,  FAN4800CS,  and 
FAN4802S, the operation frequencies for PFC and PWM 
stages  are  one  quarter  (1/4)  and  one  half  (1/2)  of  the 
oscillator frequency, respectively).  
The dead time for the PFC gate drive signal is determined 
by the equation: 
360 DEAD T tC    (7) 
The dead time should be smaller than 2% of switching 
period  to  minimize  line  current  distortion  around  line 
zero crossing. 
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Figure 8.  Oscillator Configuration AN-8027 
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Figure 9.  FAN480X Timing Diagram 
PWM Stage 
The  PWM  stage  is  capable  of  current-mode  or  voltage-
mode operation. In current-mode applications, the PWM 
ramp (RAMP) is usually derived directly from a current 
sensing resistor or current transformer in the primary of the 
output stage and is thereby representative of the current 
flowing  in  the  converter’s  output  stage.  ILIMIT,  which 
provides  cycle-by-cycle  current  limiting,  is  typically 
connected to RAMP in such applications.  
For voltage-mode operation, RAMP can be connected to a 
separate  RC  timing  network  to  generate  a  voltage  ramp 
against which FBPWM voltage is compared. Under these 
conditions, the use of voltage feed-forward from the PFC 
bus can be used for better line transient response.  
No voltage error amplifier is included in the PWM stage, 
as this function is generally performed by a programmable 
shunt regulator, such as KA431, in the secondary-side. To 
facilitate the design of opto-coupler feedback circuitry, an 
offset  voltage  is  built  into  the  inverting  input  of  PWM 
comparator  that  allows  FBPWM  to  command  a  zero 
percent duty cycle when its pin voltage is below 1.5 V. 
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Figure 10. PWM Ramp Generation Circuit 
 
PWM Current Limit 
The  ILIMIT  pin  is  a  direct  input  to  the  cycle-by-cycle 
current limiter for the PWM section. If the input voltage at 
this pin exceeds 1 V, the output of the PWM is disabled 
until the start of the next PWM clock cycle. 
VIN OK Comparator 
The VIN OK comparator monitors the output of the PFC 
stage and inhibits the PWM stage if this voltage is less 
than 2.4 V (96% of its nominal value). Once this voltage 
goes above 2.4 V, the PWM stage begins to soft-start. 
PWM Soft-Start (SS) 
PWM startup is controlled by the soft-start capacitor. A 
10 µA current source supplies the charging current for the 
soft-start capacitor. Startup of the PWM is prohibited until 
the soft-start capacitor voltage reaches 1.5 V. AN-8027 
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Design Considerations 
In this section, a design procedure is presented using the 
schematic in Figure 11 as reference. A 300 W PC power 
supply application with universal input range is selected as 
a  design  example.  The  design  specifications  are 
summarized in the table below. The two-switch forward 
converter is used for DC-DC converter stage. 
 
Design Specifications 
Rated Voltage of Output 1  VOUT1 = 5 V    PWM Stage Efficiency  ηPWM = 0.86 
Rated Current of Output 1  IOUT1 = 9 A    Hold-up Time  tHLD = 20 ms 
Rated Voltage of Output 2  Vout2 = 12 V    Minimum PFC Output Voltage  310 V 
Rated Current of Output 2  IOUT2 = 16.5 A    Nominal PFC output voltage  VO_PFC = 387 V 
Rated Voltage of Output 3  VOUT3 = -12 V    PFC Output Voltage Ripple  12 VPP 
Rated Current of Output 3  IOUT3 = 0.8 A    PFC Inductor Ripple Current  dI = 40% 
Rated Voltage of Output 4  VOUT4 = 3.3 V    AC Input Voltage Frequency  fline = 50 ~ 60 Hz 
Rated Current of Output 4  IOUT4 = 13.5 A    Switching Frequency  fS = 65 kHz 
Rated Output Power  PO = 300 W    Total Harmonic Distortion  α = 4% 
Line Voltage Range  85~264 VAC     Magnetic Flux Density  ΔB = 0.27 T 
Line Frequency  50 Hz    Current Density  Dcma = 400 C-m/A 
Brownout Protection Line Voltage  72 VAC    PWM Maximum Duty Cycle  Dmax = 0.35 
Overall Stage Efficiency  η = 0.82    5-V Output Current Ripple  ILo1 = 44% 
      12-V Output Current Ripple  ILo2 = 10% 
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Figure 11. Reference Circuit for Design Example  AN-8027 
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[STEP-1] Define System Specifications  
Since the overall system is comprised of two stages (PFC 
and DC-DC), as shown in Figure 12, the input power and 
output power of the boost stage are given as: 
OUT
IN
P
P

   (8) 
OUT
BOUT
PWM
P
P

   (9) 
where  is the overall efficiency and PWM is the forward 
converter efficiency. 
The nominal output current of boost PFC stage is given as: 
OUT
BOUT
PWM BOUT
P
I
V 
   (10) 
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Figure 12. Two-Stage Configuration 
(Design Example)  
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[STEP-2] Frequency Setting 
The  switching  frequency  is  determined  by  the  timing 
resistor and capacitor (RT and CT) as: 
11
4 0.56
SW
TT
f
RC


  (11) 
It is typical to use a 470 pF~1 nF capacitor for 50~75 kHz 
switching  frequency  operation  since  the  timing  capacitor 
value  determines  the  maximum  duty  cycle  of  PFC  gate 
drive signal as: 
.
. 1 1 360
MIN
OFF
MAX PFC T SW
SW
T
D C f
T
        (12) 
 
(Design  Example)  Since  the  switching  frequency  is 
65 kHz, CT is selected as 1 nF. Then the maximum duty 
cycle of PFC gate drive signal is obtained as: 
. 1 360 0.98 MAX PFC T SW D C f       
The timing resistor is determined as: 
11
6.9
4 0.56
T
SW T
Rk
fC
    
 
[STEP-3] Line Sensing Circuit Design 
FAN480X senses the RMS value and instantaneous value of 
line voltage using the VRMS and IAC pins, respectively, as 
shown in Figure 13. The RMS value of the line voltage is 
obtained by an averaging circuit using low pass filter with 
two  poles.  Meanwhile,  the  instantaneous  line  voltage 
information is obtained by sensing the current flowing into 
the IAC pin through RIAC. 
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Figure 13. Line Sensing Circuits 
RMS  sensing  circuit  should  be  designed  considering  the 
nominal  operation  range  of  line  voltage  and  brownout 
protection trip point as: 
3
.
1 2 3
2 2 RMS
RMS UVL LINE BO
RMS RMS RMS
R
VV
R R R 
 

  (13) 
3
.
1 2 3
2 RMS
RMS UVH LINE MIN
RMS RMS RMS
R
VV
R R R
 

  (14) 
where  VRMS-UVL  and  VRMS-UVH  are  the  brown  OUT/IN 
thresholds of VRMS. 
It is typical to set RRMS2 as 10% of RRMS1. The poles of the 
low pass filter are given as: 
1
12
1
2
P
RMS RMS
f
CR 


  (15) 
2
23
1
2
P
RMS RMS
f
CR 


  (16) 
To  properly  attenuate  the  twice  line  frequency  ripple  in AN-8027 
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VRMS, it is typical to set the poles around 10~20 Hz. 
The  resistor  RIAC  should  be  large  enough  to  prevent 
saturation of the gain modulator as: 
. 2
159
MAX LINE BO
IAC
V
GA
R
    (17) 
where  VLINE.BO  is  the  brownout  protection  line  voltage, 
G
MAX is the maximum modulator gain when VRMS is 1.08 V 
(which can be found in the datasheet), and 159 µA is the 
maximum output current of the gain modulator. 
(Design Example) The brownout protection threshold is 
1.05 V  (VRMS-UVL)  and  1.9 V  (VRMS-UVH),  respectively. 
Then, the scaling down factor of the voltage divider is: 
3
1 2 3 . 22
1.05
0.0162
72 22
RMS RMS UVL
RMS RMS RMS LINE BO
RV
R R R V


 

  
 
Then the startup of the PFC stage at the minimum line 
voltage is checked as: 
.3
1 2 3
2
85 2 0.0162 1.95 1.9
LINE MIN RMS
RMS RMS RMS
VR
V
R R R

    

 
The resistors of the voltage divider network are selected 
as RRMS1=2 M, RRMS1=200 k, and RRMS1=36 k. 
To place the poles of the low pass filter at 15 Hz and 
22 Hz, the capacitors are obtained as: 
1 3
12
11
53
2 2 15 200 10
RMS
P RMS
C nF
fR  
  
   
 
2 3
23
11
200
2 2 22 36 10
RMS
P RMS
C nF
fR  
  
   
 
The condition for Resistor RIAC is: 
.
66
2 2 72 9
5.8
159 10 159 10
MAX LINE BO
IAC
V
R G M 

    

 
Therefore, 6 M resistor is selected for RIAC. 
 
[STEP-4] PFC Inductor Design 
The duty cycle of boost switch at the peak of line voltage is 
given as: 
2 BOUT LINE
LP
BOUT
VV
D
V

   (18) 
Then, the maximum current ripple of the boost inductor at 
the peak of line voltage for low line is given as: 
. 22 1 LINE MIN BOUT LINE
L
BOOST BOUT SW
V V V
I
L V f

      (19) 
 
The average of boost inductor current over one switching 
cycle at the peak of the line voltage for low line is given as: 
.
.
2 OUT
L AVG
LINE MIN
P
I
V 


  (20) 
Therefore,  with  a  given  current  ripple  factor 
(KRB=IL/ILAVG), the boost inductor value is obtained as: 
2
. 2 1 LINE MIN BOUT LINE
BOOST
RB OUT BOUT SW
V V V
L
K P V f
 
  

  (21) 
The maximum current of boost inductor is given as: 
.
.
2
(1 ) (1 )
22
PK OUT RB RB
L L AVG
LINE MIN
P KK
II
V 
     

  (22) 
 
(Design Example) With the ripple current specification 
(40%), the boost inductor is obtained as: 
2
.
23
2 1
85 0.82 387 2 85 10
524
0.4 300 387 65
LINE MIN BOUT LINE
BOOST
RB OUT BOUT SW
V V V
L
K P V f
H




  

  
   

 
The average of boost inductor current over one switching 
cycle  at  the  peak  of  the  line  voltage  for  low  line  is 
obtained as: 
.
.
2 2 300
6.09
85 0.82
OUT
L AVG
LINE MIN
P
IA
V 

  

 
The maximum current of the boost inductor is given as: 
.
2
(1 )
2
2 300 0.4
(1 ) 7.31
85 0.82 2
PK OUT RB
L
LINE MIN
P K
I
V
A

  


   

 
 
[STEP-5] PFC Output Capacitor Selection 
The  output  voltage  ripple  should  be  considered  when 
selecting  the  PFC  output  capacitor.  Figure  14  shows  the 
twice line frequency ripple on the output voltage. With a 
given specification of output ripple, the condition for the 
output capacitor is obtained as: 
, 2
BOUT
BOUT
LINE BOUT RIPPLE
I
C
fV 


  (23) 
where IBOUT is nominal output current of boost PFC stage 
and VBOUT,RIPPLE is the peak-to-peak output voltage ripple 
specification.  
The  hold-up  time  also  should  be  considered  when 
determining the output capacitor as: 
22
,
BOUT HOLD
BOUT
BOUT BOUT MIN
Pt
C
VV



  (24) 
where PBOUT is nominal output power of boost PFC stage, 
tHOLD  is  the  required  holdup  time,  and  VBOUT,MIN  is  the 
allowable minimum PFC output voltage during hold-up time. AN-8027 
 
© 2009 Fairchild Semiconductor Corporation    www.fairchildsemi.com 
Rev. 1.0.2  •  6/21/13  8 
, (1 cos(4 )) D AVG BOUT LINE I I f t     
BOUT I
, 2
BOUT
BOUT RIPPLE
LINE BOUT
I
V
fC 

BOUT V
, D AVG I
D I
 
Figure 14. PFC Output Voltage Ripple 
 
(Design Example) With the ripple specification of 
12 VPP, the capacitor should be: 
,
0.9
239
2 2 50 12
BOUT
BOUT
LINE BOUT RIPPLE
I
CF
fV


  
   
 
Since minimum allowable output voltage during one 
cycle line (20 ms) drop-outs is 310 V, the capacitor 
should be: 
3
2 2 2 2
,
2 349 20 10
260
387 310
BOUT HOLD
BOUT
OUT OUT MIN
Pt
CF
VV

    
  

 
Thus, 270 F capacitor is selected for the PFC output 
capacitor.  
 
[STEP-6] PFC Output Sensing Circuit 
To  improve  system  efficiency  at  low  line  and  light  load 
condition,  FAN480X  provides  two-level  PFC  output 
voltage. As shown in Figure 15, FAN480X monitors VEA 
and VRMS voltages to adjust the PFC output voltage.  
The PFC output voltage when 20 µA is enabled is given as: 
2
2
20
(1 )
2.5
FB
BOUT BOUT
μAR
V V -

   (25) 
  
It is typical second boost output voltage as 340 V~300 V. 
2.5V
+
-
VDD
VBOUT
RFB1
RFB2
FBPFC 20uA
1.95/2.45
VEA
VRMS
+
- 1.95/2.45
For FAN4801S, VEA threshold is 2.8/3.35V.  
Figure 15. Two-Level PFC Output Block 
The voltage divider network for the PFC output voltage 
sensing should be designed such that FBPFC voltage is 
2.5V at nominal PFC output voltage: 
2
12
2.5
FB
BOUT
FB FB
R
VV
RR


  (26) 
 
(Design  Example) Assuming the second level of 
PFC output voltage is 347 V: 
2
2 6
6
2.5
(1 )
20 10
347 2.5
(1 ) 12.9
387 20 10
BOUT
FB
BOUT
V
R
V
k


  

    

 
13 k is selected for RFB2. 
12
3
( 1)
2.5
387
( 1) 13 10 1999
2.5
BOUT
FB FB
V
RR
k
  
     
 
2 M is selected for RFB1. 
 
[STEP-7] PFC Current-Sensing Circuit Design 
Figure 16 shows the PFC compensation circuits. The first 
step in compensation network design is to select the current-
sensing  resistor of  PFC  converter  considering  the  control 
window of voltage loop. Since line feed-forward is used in 
FAN480X, the output power is proportional to the voltage 
control error amplifier voltage as: 
0.6
()
0.6
MAX EA
BOUT EA BOUT SAT
EA
V
P V P
V



  (27) 
 
where  VEA
SAT  is  5.6 V  and  the  maximum  power  limit  of 
PFC is: 
2
.
1
MAX
MAX LINE BO M
BOUT
IAC CS
V G R
P
RR

   (28) 
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It is typical to set the maximum power limit of PFC stage 
around 1.2~1.5 of its nominal power such that the VEA is 
around 4~4.5 V at nominal output power. By adjusting the 
current-sensing  resistor  for  PFC  stage,  the  maximum 
power limit of PFC stage can be programmed. 
To filter out the current ripple of switching frequency, an 
RC filter is typically used for ISENSE pin. RLF1 should not 
be  larger  than  100 Ω  and  the  cut-off  frequency of filter 
should be 1/2~1/6 of the switching frequency. 
Diodes D1 and D2 are required to prevent over-voltage on 
the  ISENSE  pin  due  to  the  inrush  current  that  might 
damage the IC. A fast recovery diode or ultra fast recovery 
diode is recommended. 
 
 
 
 
ISENS
E
IA
C
VRMS
VEA
IEA
RM
R
M
RRMS1
RRMS2
RRMS3
CRMS1
CRMS2
RIAC
IAC
VIN
IL
 
 
 
 
RCS1
RF1
CF1 IM
O
RI
C
CIC1
CIC2
+
-
Drive 
logic
OPFC
  2.5V
RV
C
RVC1
RVC2
FBPFC
RFB1
RFB2
VO
VREF
 
Figure 16. Gain Modulation Block 
(Design Example) Setting the maximum power limit 
of PFC stage as 450W, the current sensing resistor is 
obtained as: 
2 23
.
1 6
72 9 5.7 10
0.098
6 10 450
MAX
LINE BO M
CS MAX
IAC BOUT
V G R
R
RP
   
   

 
Thus, 0.1- resistor is selected. 
[STEP-8] PFC Current Loop Design 
The  transfer  function  from  duty  cycle  to  the  inductor 
current of boost power stage is given as: 

BOUT L
BOOST
V i
sL d
  (29) 
 
The transfer function from the output of the current control 
error amplifier to the inductor current-sensing voltage is 
obtained as: 
11 


CS CS BOUT
IEA RAMP BOOST
v R V
v V sL
  (30) 
 
where VRAMP is the peak to peak voltage of ramp signal for 
current control PWM comparator, which is 2.55 V. 
The transfer function of the compensation circuit is given as: 
1
1
2 2
1
2
IC IEA II
CS
IP
s
f vf
s vs
f
 




  (31) 
where: 
11
2
1
,
22
1
2
MI
II IZ
IC IC IC
IP
IC IC
G
f f and
C R C
f
RC



  


  (32) 
The procedure to design the feedback loop is as follows: 
(a)  Determine  the  crossover  frequency  (fIC)  around 
1/10~1/6 of the switching frequency. Then calculate 
the gain of the transfer function of Equation (30) at 
crossover frequency as: 
11
@ 2
IC
CS CS BOUT
IEA RAMP IC BOOST ff
v R V
v V f L 




  (33) 
 
(b) Calculate RIC that makes the closed loop gain unity at 
crossover frequency: 
1
@
1
IC
IC
CS
MI
IEA ff
R
v
G
v



 
(34) 
 
(c) Since the control-to-output transfer function of power 
stage  has  -20 dB/dec  slope  and  -90
o  phase  at  the 
crossover frequency is 0 dB, as shown in Figure 17; it 
is  necessary  to  place  the  zero  of  the  compensation 
network (fIZ) around 1/3 of the crossover frequency so 
that more than 45 phase margin is obtained. Then the 
capacitor CIC1 is determined as: 
1
1
2 /3
IC
IC C
C
Rf 


  (35) 
 
(d)  Place compensator high-frequency pole (fCP) at least a 
decade  higher  than  fIC  to  ensure  that  it  does  not 
interfere with the phase margin of the current loop at 
its crossover frequency.  
2
1
2
IC
IP IC
C
fR 


  (36) 
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40dB
20dB
0dB
-20dB
-40dB
10Hz 100Hz 1kHz 10kHz 100kHz
fIZ
Control-to-output
1MHz
fIC
Compensation
Closed Loop Gain 60dB
fIP
 
Figure 17. Current Loop Compensation 
 
(Design  Example) Setting the crossover frequency 
as 7 kHz: 
11
@
36
2
0.1 387
0.66
2.55 2 7 10 524 10
IC
CS CS BOUT
IEA RAMP IC BOOST ff
v R V
v V f L 








    
 
6
1
@
11
17
88 10 0.66
IC
IC
CS
MI
IEA ff
Rk
v
G
v


   


 
1 33
11
4
2 /3 17 10 2 7 10 /3
IC
IC C
C nF
Rf  
  
    
 
Setting the pole of the compensator at 70kHz, 
2 33
11
0.13
2 2 70 10 17 10
IC
IP IC
C nF
fR  
  
    
 
 
[STEP-9] PFC Voltage Loop Design 
Since  FAN480X  employs  line  feed-forward,  the  power 
stage  transfer  function  becomes  independent  of  the  line 
voltage. Then, the low-frequency, small-signal, control-to-
output transfer function is obtained as: 
ˆ 1
ˆ 5
BOUT BOUT MAX
EA BOUT
v I K
v sC

   (37) 
where:   
ˆ 1
ˆ 5
BOUT BOUT MAX
EA BOUT
v I K
v sC

   (38) 
 
Proportional  and  integration  (PI)  control  with  high -
frequency  pole  is  typically  used  for  compensation.  The 
compensation zero (fVZ) introduces phase boost, while the 
high-frequency  compensation  pole  (fVP)  attenuates  the 
switching ripple, as shown in Figure 18. 
40dB
20dB
0dB
-20dB
-40dB
1Hz 10Hz 100Hz 1kHz
Control-to-Output
10kHz
60dB
fc
Compensation
Closed-Loop Gain
 
Figure 18. Voltage Loop Compensation 
 
The  transfer  function  of  the  compensation  network  is 
obtained as: 
1
ˆ 22
ˆ 1
2
COMP VI VZ
OUT
VP
s
v f f
s vs
f





  (39) 
where:   
11
2
2.5 1
,
22
1
2
MV
VI VZ
BOUT VC VC VC
VP
VC VC
G
f f and
V C R C
f
RC


  
  


  (40) 
 
The procedure to design the feedback loop is as follows: 
(a) Determine  the  crossover  frequency  (fVC)  around 
1/10~1/5  of  the  line  frequency.  Since  the  control-to-
output transfer function of power stage has -20 dB/dec 
slope  and  -90
o  phase  at  the  crossover  frequency,  as 
shown in Figure 18 as 0dB; it is necessary to place the 
zero  of  the  compensation  network  (fVZ)  around  the 
crossover  frequency  so  that  45  phase  margin  is 
obtained. Then, the capacitor CVC1 is determined as: 
1 2
2.5
5 (2 )
MV BOUT MAX
VC
BOUT BOUT VC
G I K
C
V Cf 



  (41) 
To  place  the  compensation  zero  at  the  crossover 
frequency, the compensation resistor is obtained as: 
1
1
2
VC
VC VC
R
fC 


  (42) 
  
(b)  Place compensator high-frequency pole (fVP) at least 
a  decade  higher  than  fC  to  ensure  that  it  does  not 
interfere  with  the  phase  margin  of  the  voltage 
regulation loop at its crossover frequency. It should 
also  be  sufficiently  lower  than  the  switching 
frequency of the converter so noise can be effectively 
attenuated. Then, the capacitor CVC2 is determined as: 
2
1
2
VC
VP VC
C
fR 


  (43) 
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(Design Example) Setting the crossover frequency 
as 22 Hz: 
1 2
6
6 2
2.5
5 (2 )
70 10 0.9 1.27 2.5
20
10 387 5 270 (2 22)
MV BOUT MAX
VC
BOUT BOUT VC
G I K
C
V Cf
nF







  
  
   
 
9
1
11
362
2 2 22 20 10
VC
VC VC
Rk
fC  
    
   
 
Setting the pole of the compensator at 120 Hz: 
2 3
11
3.7
2 2 120 362 10
VC
VP VC
C nF
fR  
  
   
 
[STEP-10] Transformer Design for PWM 
Stage 
Figure  19  shows  the  typical  secondary-side  circuit  of 
forward  converter  for  multi-output  of  PC  power 
application.  
A  common technique for winding  multiple outputs with 
the same polarity sharing a common ground is to stack the 
secondary  windings  instead  of  winding  each  output 
winding  separately.  This  approach  improves  the  load 
regulation  of  the  stacked  outputs.  The  winding  NS1  in 
Figure 19 must be sized to accommodate its output current, 
plus the current of the output (+12 V) stacked on top of it. 
To get tight regulation of 3.3 V output, magnetic amplifier 
(MAG-AMP) is used. The saturable core of MAG-AMP 
prevents  the  diode  DREC  from  fully  conducting  by 
introducing  high  impedance  until  it  is  saturated.  This 
allows the effective duty cycle of VREC to be controlled to 
be regulated the output voltage. 
 
 
 
 
 
 
 
 
MAG AMP
Control
MAG
AMP
Np
+12V
+5V
+3.3
V
-12V
Additiona
l LC filter
Additiona
l LC filter
Additiona
l LC filter
Additiona
l LC filter
NS
1
NS
2
VREC
+
-
DREC
NS
3
 
Figure 19. Typical Secondary-Side Circuit 
Once  the  core  for  the  transformer  is  determined,  the 
minimum number of turns for the transformer primary-side 
to avoid saturation is given by: 
MIN
MIN BOUT MAX
P
e SW
VD
N
A f B


  (44) 
where Ae is the cross sectional area of the core in m
2, fSW is 
the  switching  frequency,  and  B  is  the  maximum  flux 
density  swing  in  Tesla  for  normal  operation.  B  is 
typically 0.2-0.3 T for most power ferrite cores in the case 
of a forward converter. 
The  turn  ratio  between  the  primary-side  and  secondary-
side winding for the first output is determined by: 
1 1 1 ()
MIN
BOUT MAX P
S O F
VD N
n
N V V


  (45) 
where VF is the diode forward-voltage drop. 
Next, determine the proper integer for NS1 resulting in Np 
larger  than  Np
min.  Once  the number  of  turns  of  the  first 
output is determined, the number of turns of other output 
(n-th output) can be determined by: 
( ) ( )
( ) 1
11
O n F n
S n S
OF
VV
NN
VV



  (46) 
 
The golden ratio between the secondary-side windings for 
the best regulation of 3.3 V, 5 V, and 12 V is known as 
2:3:7.  
(Design Example) The minimum PFC output voltage 
is  310 V  and  the  maximum  duty  cycle  of  PWM 
controller  is  50%.  By  adding  5%  margin  to  the 
maximum  duty  cycle,  DMAX=0.45  is  used  for 
transformer  design.  Assuming  ERL35  (Ae=107 mm
2) 
core is used and B=0.28, the minimum turns for the 
transformer primary side is obtained as: 
63
310 0.45
72
107 10 65 10 0.28
MIN
MIN BOUT MAX
P
e SW
VD
N
A f B


  
    
 
The turns ratio for 5 V output is obtained as: 
310 0.45
25.6
( ) (5 0.45)
MIN
BOUT MAX P
S O F
VD N
n
N V V

   

 
The  number  of  turns  for  the  primary-side  winding  is 
determined as:  
1 2 25.6 51.2
MIN
p S P N n N N        
11 3 25.6 76.8 3
MIN
p S P S N n N N N          
Then, the turns ratio for 12-V output is obtained as: 
22
21
11
12 0.7
3 6.99 7
5 0.45
OF
SS
OF
VV
NN
VV
 
     

 
Therefore,  the  number  of  turns  for  each  winding  is 
obtained as: 
Np=78, NS1=3, NS2=7 (3+4 stack) and NS3=7. 
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[STEP-11] Coupled Inductor Design for the 
PWM Stage 
When the forward converter has more than one output, as 
shown in Figure 20, coupled inductors are usually employed 
to  improve  the  cross  regulation  and  to  reduce  the  ripple. 
They are implemented by winding their separate coils on a 
single, common core. The turns ratio should be the same as 
the transformer turns ratio of the two outputs as: 
2 2
11
S L
SL
N N
NN
   (47) 
 
 
N
p
NS1
VO1
L1
NS2 VO2
L2
NL2
NL1
 
Figure 20. Coupled Inductor 
0
0
1 POUT S
P
VN
N

2 POUT S
P
VN
N

D1
D2
L1
L2
VO1
VO2
0
1 POUT S
P
VN
N

D1
D2N
LLK
LLK
VO1
VO2
N
Normalized
LM
IO1
IO2
IO2
IO2
N
1
2 2 1
2
2
22
1
N S
O O O
S
N S
OO
S
N
V V V
N
N
II
N


ISUM
 
Figure 21. Normalized Coupled Inductor Circuit 
 
One way to understand the operation of coupled inductor is 
to normalize the outputs to one output. Figure 21 shows 
how  to  normalize  the  second  output  (VO2)  to  the  first 
output  (VO1).  The  transformer  and  inductor  turns  are 
divided by NS2/NS1, the voltage and current are adjusted by 
NS2/NS1. It is assumed that the leakage inductances of the 
coupled inductor are much smaller than the magnetizing 
inductance and evenly distributed for each winding. 
The inductor value of the first output can be obtained by:  
1 1 1
1
12
()
(1 )
()
O O F
MIN
SUM
SW O O
SUM
V V V
LD
I
f P P
I

  


 
(48) 
where: 
12
1
MIN
BOUT
MIN MAX
BOUT
OO
SUM
O
V
DD
V
PP
I
V



  (49) 
 
Then, the ripple current for each output is given as: 
1
11
1
2
O SUM
OO
II
II

   (50) 
21
2 2 2
1
2
O SUM S
O S O
I I N
I N I

     (51) 
 
 
(Design  Example)  The  minimum  duty  cycle  of 
PWM stage at nominal input (PFC output) voltage is:  
310
0.45 0.36
389
MIN
BOUT
MIN MAX
BOUT
V
DD
V
    
The sum of two normalize output current is: 
12
1
243
48.6
5
OO
SUM
O
PP
IA
V

    
Assuming 16% p-p ripple current in LSUM, the inductor 
for the first output is obtained as: 
1 1 1
1
12
3
()
(1 )
()
5(5 0.45)
(1 0.36) 6.9
65 10 (5 9 12 16.5) 0.16
O O F
MIN
SUM
SW O O
SUM
V V V
LD
I
f P P
I
uH

  



   
    
 
 
Then, the ripple current for each output is given as: 
1
11
1 48.6 0.16 1
43%
2 2 9
O SUM
OO
II
II
 
       
     
21
2 2 2
1 48.6 0.16 3 1
10%
2 2 7 16.5
O SUM S
O S O
I I N
I N I
 
        
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[STEP-12] PWM Ramp Circuit Design 
For  voltage-mode  operation,  the  RAMP  pin  can  be 
connected to a DC voltage through a resistor. When it is 
connected to the input of forward converter, ramp signal 
slope  is  automatically  adjusted  according  to  the  input 
voltage providing line feed-forward operation. However, it 
can cause more power dissipation in the resistor. For better 
efficiency  and  lower  standby  power  consumption,  it  is 
recommended to connect the RAMP pin to the VREF pin. 
RAMP CRAMP
VREF
+
-
PWM 
FBPWM
1.5V RRAMP
 
Figure 22. Ramp Generation Circuit for PWM 
 
It is typical to use 470 pF~1 nF capacitor on the RAMP 
pin and to have the peak of the ramp signal around 2~3 V. 
The peak of the ram voltage is given as: 
11
2
PK REF
RAMP
RAMP RAMP SW
V
V
C R f
     (52) 
 
(Design Example) Selecting CRAMP and RRAMP as 1 nF 
and 22 kΩ, the PWM ramp voltage is obtained as: 
9 3 3
11
2
1 7.5 1
2.6
1 10 22 10 2 65 10
PK REF
RAMP
RAMP RAMP SW
V
V
C R f
V 
  
   
   
 
 
 
[STEP-13] Feedback Compensation Design 
for PWM Stage 
Figure 21 shows the typical cross-regulation compensation 
circuit  configuration  for  multi-output  converters.  The 
small-signal characteristics of the compensation network is 
given as: 
12
12
12
1 / 1 /
()
1/
FBPWM
CZ CZ B
OO
CP OS D F OS D F
v
ss R
vv
s R R C s R R C s



   

  (53) 
where: 
12
1
2
2
1
( // )
1
1
()
CP
B B B
CZ
FF
CZ
F OS F
R R C
RC
R R C







  (54) 
 
FBPWM
VREF
RB1
RB
CB
RD
RF CF
ROS2
ROS1
ROS3
KA431
VO2 VO1
 
Figure 23. Feedback Compensation Circuit for  
PWM Stage 
The  small  signal  equivalent  circuit  for  control-to-output 
transfer function of the PWM power stage can be simplified 
as shown in Figure 24. The transfer function is fourth-order 
system because additional LC filters are used to meet the 
output  voltage  ripple  specification.  Therefore,  it  is 
recommended to use engineering software, such as PSPICE 
or Mathlab®, to design the feedback loop. 
LLK
LLK
VO1
VO2
N
CO21
N
LM
RL1
RL2
N
  CO11
LL12
L22
N
CO22
N
CO12
NS1:NS2
VO2
VFBPWM
1
2
S
BOUT
S
N
V
N

VRAMP
1
 
Figure 24. Simplified Small Signal Equivalent Circuit for 
Control-to-Output Transfer Function AN-8027 
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Design Summary  
Application  Output Power  Input Voltage  Output Voltage / Output Current 
ATX Power  300 W  85~264 VAC  12 V / 16.5 A; 5 V / 9 A; -12 V / 0.8 A; 3.3 V / 13.5 A 
 
Features 
  Meets 80+ specification 
  FAN480X is fully pin-to-pin compatible with ML4800 and FAN4800 (needs a few parts modified) 
  Switch-charge technique of gain modulator can provide better PF and lower THD 
  Leading and trailing modulation technique for reduce output ripple 
  Protections: OVP (Over-Voltage Protection), UVP (Under-Voltage Protection), OLP (Open-Loop Protection), and 
maximum current limit 
 
DBOOST L BOOST
Q1
CBOOST
RCS1
CIF1
F1
IEA
RAMP
RT/CT
FBPWM
SS
VRMS
ISENSE
IAC
ILIMIT
GND
OPWM
OPFC
VD
D
VREF
FBPFC
VEA
RFB2
RFB1
Q2
Q3
DR1
L 1
1
L 2
1
CO11
L 1
2
L22
Vo1
Vo2
V D
D
AC
Input
RRAMP
FAN480X
R IAC
CO12
CO21 CO22
DF1
DF2
DR2
VBOUT
CFB
CREF CDD CLF2
RLF2 RCS2
DR1
DR2
RRMS2
CRMS1
CRMS2
CLF1 CSS
CT
CRAMP
RT
RIC CIC1
CIC2
D1 D2
RRMS1
RRMS3
RB
CVC2
CVC1
RVC
CB
Vo1
Vo2
RD
ROS1
ROS2
ROS3
RF CF
RLF1
L 3
1
CO31
Vo3
L 4
2
L43
CO21
CO22
DF2
L 4
1
Vo4
1.2 k
10
100
nF
32.4 k
12V
5V 11 k
4.64 k
12V
5V
-12V
3.3V
1 k
300
10 k 1uF
3.4 k
5.45 k
FR157
FR157
FYPF2006DN
STPS60L45CW
SF34DG
220uF
2200uF
2200uF 1000uF
1000uF
1.8uH
2uH
FR157
FR157
FCP11N60
FCP11N60
10
10 k
10 k
100 nF
5
FDA18N50
BYC10600
270uF
0.1
1nF
6.9 k
2M
200 K
36 k
53nF
200n
F
6 M
2M
12.9k
17k 4nF
0.13nF
362k
20nF
3.7nF
1nF
22k
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Figure 25. Final Schematic of Design Example 
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Figure 26. Forward Converter Transformer Structure 
 
Winding Specification 
No  Pin (s-f)  Wire  Turns  Winding Method 
N1  3-2  0.6Ф  37 Ts  Solenoid Winding 
Insulation: Mylar Tape t = 0.03 mm, 3 Layers 
N2  8,9-10,11,12  Copper-Foil 10 mil   3 Ts  Copper-Foil Width 
18 mm 
Insulation: Mylar Tape t = 0.03 mm, 1 Layers 
N3  13-8,9  1.0Ф*4  4 Ts  Solenoid Winding 
Insulation: Mylar Tape t = 0.03 mm, 1 Layers 
N4  10,11,12-14  0.4Ф  6 Ts  Solenoid Winding 
Insulation: Mylar Tape t = 0.03 mm, 1 Layers 
N5  2-6,7  0.6Ф  37 Ts  Solenoid Winding 
Insulation: Mylar Tape t = 0.03 mm, 3 Layers 
Core-ERL35 
Insulation: Mylar Tape t = 0.03 mm, 3 Layers 
Insulation: Copper-Foil Tape t = 0.05 mm-pin1 Open Loop 
Insulation: Mylar Tape t = 0.03 mm, 3 Layers 
 
 
Core: ERL35 (Ae=107 mm
2) 
Bobbin: ERL35 
Inductance: 13 mH 
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Appendix A 
FAN480X Series Comparison Table of Relevant Parameters 
  FAN4800  New Generation 
FAN4800AX 
New Generation 
FAN4800CX 
New Generation 
FAN4801S 
New Generation 
FAN4802S 
VDD Maximum Rating  20 V  30 V 
VDD OVP  17.9 V / Clamp  28 / Auto-Recover 
VCC UVLO  10 V / 13 V  9.3 / 11 V 
Two-Level PFC 
Output  NO  NO  YES 
PFC Soft-Start  NO  YES 
Brownout  NO  YES 
PFC：PWM 
Frequency 
1：1  1：1  1：2  1：1  1：2 
Frequency Range  68 kHz~81 kHz  50 kHz~75 kHz 
Gate Clamp  NO  16 V 
PFC Multiplier  Traditional  Switching Charge 
VINOK  2.25 V / 1.1 V  2.40 V / 1.15 V 
PWM Maximum Duty  42%~49%  49.5%~50% 
Startup Current  100 μA  30 μA 
Soft-Start Current  20 μA  10 μA 
PWM Comparator 
Level Shift  1.0 V  1.5 V 
RAC  1~2 MΩ  5~8 MΩ 
 
 
MOSFET and Diode Reference Specification 
PFC MOSFETs 
Voltage Rating  Part Number 
500 V  FQP13N50C, FQPF13N50C, FDP18N50, FDPF18N50, FDA18N50, FDP20N50(T), FDPF20N50(T) 
600 V  FCP11N60, FCPF11N60, FCP16N60, FCPF16N60, FCP20N60S, FCPF20N60S, FCA20N60S, 
FCP20N60, FCPF20N60 
Boost Diodes 
600 V  FFP08H60S, FFPF10H60S, FFP08S60S, FPF08S60SN, BYC10600 
PWM MOSFETs 
500 V  FQP/PF9N50C, FQPF9N50C, FQP13N50C, FQPF13N50C, FQA13N50C, FDP18N50, FDPF18N50, 
FDP20N50(T), FDPF20N50(T) 
600 V  FCP11N60, FCPF11N60, FCP16N60, FCPF16N60, FCA16N60, FCP20N60S, FCPF20N60S, 
FCA20N60S, FCP20N60, FCPF20N60, FCA20N60 
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1.  Life support devices or systems are devices or systems 
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